Abstract
Introduction
The ability to fabricate small through-wafer electrical interconnections has broad applications for integrated circuits and micromachined devices. Semiconductor microfabrication generally places sensors and integrated circuits on only one side of a silicon wafer. With bulk wafer etching techniques, connections between both sides of the wafer can be made, enabling more complicated and compact structures. Some of the many examples include inter-Ž . connects in integrated circuits, three-dimensional 3D Ž . packaging e.g., stacking , and fabrication of 3D electrical w x and MEMS structures 1-6 . Small through-wafer interconnects particularly benefit dense arrays of microfabricated sensors, such as ultrasound transducer arrays for imaging and diode arrays for detecting charged particles and X-rays, as they minimize nonsensing area and thus w x enhance performance 7,8 . In this work, we focus on a Ž . versatile and useful sensor format: two-dimensional 2D arrays of force sensing cantilevers.
Scanning probe devices, such as an atomic force micro-Ž . scope AFM , take advantage of high spatial resolution and high force resolution to make significant contributions in a variety of fields. The commercially available AFM can typically measure piconewtons of force, with angstrom vertical resolution and nanometer horizontal resolution. Its ability to operate in water and at atmospheric pressures, Ž . unlike scanning electron microscopes SEM , has led to numerous biological imaging and force measurement apw x plications 9,10 . In lithography, arguably the most critical technology for the integrated circuit industry, scanning probes have demonstrated 300-A resolution, with a wider w x process latitude than electron beam techniques 11 . Metal-oxide semiconductor transistors with 100-nm gate lengths have been demonstrated using scanning probe w x lithography 12 . Scanning probe devices using localized heating can achieve 400 Gbitsrin.
2 data storage densities; an order of magnitude greater than the paramagnetic limit w x which ultimately limits magnetic data storage 13 . While the sensitivity of these techniques is most impressive, throughput and sensing area are hindered by their reliance on serial scanning. The ability to fabricate large, densely packed, 2D arrays of sensors would address this problem, ( ) as arrays increase signal throughput without sacrificing the spatial sensitivity of the individual sensor.
One important issue for 2D arrays of scanning probes is Ž . alignment. Linear 1D cantilever probe arrays have been demonstrated for cantilevers operating at a nominal 158 w x angle relative to the sample surface 14,15 . This arrangement allows access to wire bonds on the tip side of the wafer without interfering with tip to sample alignment Ž . Fig. 1a . Two-dimensional arrays of AFM cantilevers require parallel planar alignment to the sample, so that all Ž cantilevers are simultaneously in contact for scanning Fig. . 1b . In previous 2D cantilever arrays, bond pads with the associated wiring were on the same side of the wafer as w x the tips 16,17 . This method only works for samples with smaller areas than the cantilever chip. When the sample region is larger than the cantilever array die, wire bonds on the tip side of the wafer would meet the surface before the tips, preventing the ability to scan.
Another challenge for cantilever arrays is the packing density. Increasing the probe density will minimize the imaging time. The electrical wiring for large numbers of devices consumes valuable space, particularly when multiple electrical leads per device are required. When imaging with piezoresistive scanning probes, each cantilever has a deflection lead and a ground connection. High-speed imaging with integrated force feedback additionally requires an individual actuator and its corresponding electrical connecw x tions 18 . Similarly, lithography with multiple cantilevers in parallel requires an additional electrical connection for w x each cantilever to control the exposure dose 19 . Complicated electrical routing on the sensor side of the wafer can be moved to the backside of the wafer by using through-Ž . wafer vias TWVs . Wet etching has been used for through-wafer interconnects, but these techniques leave a 2 w x hole in one side of the wafer about 0.5 mm in area 3-6 . For dense array applications, this limits ultimate packing Ž . Fig. 1 . a Linear arrays are operated at an angle with respect to the Ž . sample. b Two-dimensional arrays must be operated parallel to the sample. Through-wafer interconnects permit wire bonding from the backside of the wafer, facilitating alignment. density and layout flexibility. Furthermore, lithography over such 3D topography typically requires electrodeposited resist or shadow masking, which complicate process integration.
In this work, these problems are addressed through the integration of small TWV with a 2D cantilever array. Our previously demonstrated TWVs are used to connect the deflection sensing piezoresistors on the tip side of the w x wafer with the bond pads on the backside 20 . With the wire bonds on the backside of the wafer, the array is versatile, and can be used to scan samples with a wide range of sizes, similar to commercial AFMs. In addition, Ž . highly anisotropic high-density plasma HDP etching has enabled these TWVs to be 30 mm on a side, an order of magnitude smaller than typically achieved with wet etchw x ing 21 . Conventional spin-on resist is used to pattern the TWV thin films, facilitating process integration. The small TWV, combined with an HDP release of the cantilevers, significantly increases the ultimate packing density, and thus the cantilever array throughput.
Fabrication

Ž .
The fabrication process involves three major steps: 1 Ž . high-aspect ratio silicon tips, 2 through-wafer intercon-Ž . nects to the piezoresistive sensors, and 3 anisotropic dry release of cantilevers.
The starting substrate is a silicon-on-insulator wafer with a 20-mm silicon device layer and 2-mm buried oxide on a 400-mm silicon handle wafer. High-aspect ratio tips are formed in the device layer silicon in a multistep etch w x process, similar to previous work 22-25 . First an isotropic Ž . plasma etch SF is used to undercut a silicon dioxide tip 6 Ž . mask. Then an anisotropic plasma etch Cl rHBr is used 2 to control the height of the tip, allowing the flexibility to vary the cantilever thickness. The oxide mask is then Ž . removed in buffered hydrofluoric acid BHF . The tips are Ž . sharpened through another isotropic plasma etch SF 6 w x followed by a long oxidation to sharpen the tips 26 . Another BHF dip is used to strip the oxide. To form the piezoresistors, a resist pattern is used to mask boron implantations at 40 keV with a dose of 5 = 10 14 cm -2 . These parameters place the majority of the dopants near the surface of the cantilever, increasing deflection sensitivw x ity 27 . To insure ohmic contacts to the piezoresistors, a heavy implant at 80 keV and 5 = 10 15 cm -2 is performed at the base of the piezoresistors where the contact pads Ž . will be located Fig. 2a .
The TWV is made by anisotropically etching 30 mm square vias through the entire thickness of the wafer using Ž . w x an HDP etch SF 21 . The first part of this etch is done 6 from the front of the wafer, through the silicon device layer. The buried oxide is then etched in BHF. The majority of the TWV is etched from the back of the wafer Ž . 4 h etch with another resist mask, which is aligned to the Ž . front side using a backside aligner Fig. 2b . Etching from the front side first followed by the backside serves to Ž . simplify buried oxide removal easier to wet from the top Ž and simplifies tip protection tips do not experience a long . plasma etch . Hereafter, simple spin-on resist masks were used repeatedly to protect the bottom-side of the wafer, facilitating double-sided wafer processing.
Multiple thin films are then deposited to form the through-wafer interconnect. A half-micron of low-pressure Ž . chemical vapor deposition LPCVD oxide is deposited to serve as a future etch-stop for protecting the silicon tips.
Ž Fig. 2c . Unlike our previous through-wafer interconnect work which used electrodeposited resist, patterning of the front and back metal is done with conven-Ž . w x tional spin-on thick photoresist Shipley AZ4620 2,20 . If Ž . spun-on thick 15-20 mm and baked resist-side down in a Ž . convection oven 908C for 1 h , the resist is able to harden Ž . as a membrane over the 30 mm squares. With this resist mask the aluminum is wet etched, and the tungsten, polysilicon, and nitride layers on the tip side and wire bonding side of the wafer are patterned in SF plasma 6 etches. The etch stops on the oxide, preserving the sharp Ž . tip, and the oxide is removed in BHF Fig. 2d .
After completing the TWV, the cantilevers are released Ž . with a backside etch Fig. 2e , again using an HDP etch w x which stops on the buried oxide 20 . The anisotropy of this technique allows for small release regions and thus high cantilever density. The buried oxide is then removed in BHF. The resist that protects the cantilevers is stripped Ž . in oxygen plasma for the final release Fig. 2f . 
Results
Completed cantilevers were 10 mm thick, 200-400 mm Ž . long, and have 7-mm tall tips Fig. 3 . An off-chip Wheatstone bridge circuit followed by a 10 5 gain stage was used to monitor changes in each cantilever's piezoresistance. Deflection sensitivities of 10 -7 nm -1 to 5 = 10 -7 nm -1 and Ž minimum detectable deflections of 10-20 A 10 Hz-1 kHz . bandwidth were measured on suspended cantilevers. The designed resistance was 1 k V for each piezoresistor plus its interconnect. While this was achieved on test wafers Ž . not SOI , device wafers had overall resistances of 3-13 k V. This is attributed to over-etching of the buried oxide during the TWV etch, which lead to poor metal deposition in this region.
To demonstrate functionality, a 2 = 4 cantilever array Ž was used to image an arbitrary location on a grating Fig. . 4 . After the bridge gains and offsets were individually tuned for each cantilever, the cantilever array was aligned to the sample. Tip-height uniformity was adequate to enable manual alignment of the chip to the sample. Each cantilever scanned 170 = 70 mm 2 , while their signals were simultaneously collected by a computer; the entire scan was acquired in 140 s. The fact that the sample was much Ž 2 2 . larger than the cantilever array 1 cm vs. 0.5 mm demonstrates the utility of TWV integration.
The fabrication process is scalable to larger and denser arrays, and can be integrated with other unique sensor topologies. Chip-scale alignment for passive cantilever arrays is possible, as demonstrated here and elsewhere, but integrated actuators for each cantilever are desirable for enabling parallel non-contact imaging and for aiding in w x alignment 16-18 . Though specific parameters depend on the application, it is reasonable to consider arrays of thousands of probes scanning centimeter distances in tens of seconds. Increasing throughput through parallelism is particularly attractive for scanning probes, because it allows larger sample regions and shorter acquisition times, while maintaining functional versatility and force sensitivity.
Conclusion
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